

Cite this: *Nanoscale*, 2012, **4**, 4870

www.rsc.org/nanoscale

## Graphene-based flexible and stretchable thin film transistors

Chao Yan,<sup>a</sup> Jeong Ho Cho<sup>\*b</sup> and Jong-Hyun Ahn<sup>\*a</sup>

Received 25th April 2012, Accepted 24th May 2012

DOI: 10.1039/c2nr30994g

Graphene has been attracting wide attention owing to its superb electronic, thermal and mechanical properties. These properties allow great applications in the next generation of optoelectronics, where flexibility and stretchability are essential. In this context, the recent development of graphene growth/transfer and its applications in field-effect transistors are involved. In particular, we provide a detailed review on the state-of-the-art of graphene-based flexible and stretchable thin film transistors. We address the principles of fabricating high-speed graphene analog transistors and the key issues of producing an array of graphene-based transistors on flexible and stretchable substrates. It provides a platform for future work to focus on understanding and realizing high-performance graphene-based transistors.

### 1. Introduction

The outstanding physical and chemical properties of graphene, a single atomic layer of carbon atoms, have attracted significant attention. One of the most important advantages of graphene in the field of electronics is its superb charge carrier mobility. The

mobility of ideal exfoliated graphene spans an extraordinarily large range, from 10 000–15 000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> on SiO<sub>2</sub> insulating substrates to 200 000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> in suspended structures,<sup>1–5</sup> suggesting that graphene may potentially outperform established inorganic materials in certain applications, such as high-frequency transistors. Although useful devices have been prepared based on exfoliated graphene,<sup>6</sup> the tiny size of exfoliated graphene films limits the practical utility of such graphene in electronic applications. Recent studies designed to address this issue have explored the preparation of large-area high-quality graphene *via* epitaxial growth<sup>7,8</sup> or chemical vapor deposition (CVD).<sup>9,10</sup> Many research groups have reported the fabrication of graphene-based transistors *via* the epitaxial growth of

<sup>a</sup>SKKU Advanced Institute of Nanotechnology (SAINT), Center for Human Interface Nano Technology (HINT), School of Advanced Materials Science and Engineering, Sungkyunkwan University, Suwon 440-746, Republic of Korea. E-mail: ahnj@skku.edu


<sup>b</sup>SKKU Advanced Institute of Nanotechnology (SAINT), Center for Human Interface Nano Technology (HINT), School of Chemical Engineering, Sungkyunkwan University, Suwon 440-746, Republic of Korea. E-mail: jhcho94@skku.edu



Chao Yan

Chao Yan is currently a research professor with Prof. Jong-Hyun Ahn at Sungkyunkwan University (SKKU) working on graphene synthesis and applications in flexible electronics. He obtained his PhD degree in polymer physics and chemistry from the Institute of Chemistry, Chinese Academy of Science (CAS) in 2007. He was a post-doctor in Kansai-Gakuin University (Japan) and the University of Melbourne (Australia) before he joined Prof. Ahn's group. His research

interests include 2D material (e.g. graphene and hBN) synthesis and application in field-effect transistors and organic photovoltaics.



Jeong Ho Cho

Jeong Ho Cho is an assistant professor of SKKU Advanced Institute of Nanotechnology (SAINT) and Department of Chemical Engineering at Sungkyunkwan University in Korea. He received his PhD (2006) from POSTECH in Chemical Engineering. He was a post-doctoral researcher in the Department of Chemical Engineering and Materials Science at the University of Minnesota (2006–2008) and then joined the faculty at Soongsil University from 2008. He then moved to

Sungkyunkwan University from 2012. His research interests include organic field-effect transistors and sensors, and multi-functional smart surfaces.


graphene directly on rigid insulating silicon carbide (SiC) wafers. These transistors operate at high frequencies, up to 100 GHz.<sup>11</sup> Other researchers have synthesized graphene on Ni or Cu catalysts using CVD methods and have demonstrated the utility of device integration on a variety of substrates using transfer techniques. The CVD approach is attractive because it permits fabrication over large areas and expands the applicability of graphene to flexible or fully stretchable devices on thin plastic or elastomeric substrates.<sup>12–14</sup>

This article summarizes recent progress in graphene film preparation and discusses graphene film applications in the field of flexible and stretchable electronics, with particular focus on techniques for fabricating and integrating graphene into devices on compliant substrates. After discussing general approaches to the production and transfer of high-quality graphene films, we highlight the use of graphene in high-performance radio frequency transistors and flexible/stretchable electronic devices. Finally, we conclude with a brief perspective on the trends in the field and directions for future work.

## 2. Graphene synthesis and properties

### 2.1 Graphene synthesis and transfer

Since the preparation of single-layer graphene sheets in 2004 by Geim and Novoselov *et al.* via mechanical exfoliation of highly oriented pyrolytic graphite (HOPG),<sup>6,15</sup> a variety of processes have been developed for producing layered graphene. The famous Scotch tape method is representative of mechanical exfoliation approaches. In this method, a piece of Scotch tape is used to detach a thin layer from a graphite crystal. Repeated attachment and detachment of the tape then releases flakes of single-layer graphene onto a SiO<sub>2</sub> substrate, stabilized by van der Waals-mediated attraction between the graphene and the SiO<sub>2</sub> substrate. A single-layer graphene on a SiO<sub>2</sub>/Si substrate can exhibit a 2.3% optical absorption over a broad spectral range (Fig. 1a).<sup>16–18</sup> This simple and effective approach has provided a valuable route to preparing single- and multiple-layered graphene and/or other two-dimensional atomic crystals, *e.g.* MoS<sub>2</sub> and hBN, on top of a variety of substrates. Mechanically exfoliated graphene yields high-quality structural integrity due to its low concentration of defects, which makes it well-suited for



**Fig. 1** (a) Schematic drawing showing the Scotch tape exfoliation method and a few layered graphene flakes on a SiO<sub>2</sub>/Si substrate. (b) Bright-field TEM image of a few layered graphene sheets deposited from NMP (scale bar: 500 nm). (c) LEEM image of epitaxially grown graphene on 6H-SiC (0001). Adapted from ref. 6, ref. 7 and ref. 20 with permission.

fundamental research; however, graphene produced by mechanical exfoliation is limited by its low production yield and reproducibility.

Graphite exfoliation in liquids *via* covalent and noncovalent interactions provides an alternative method for preparing reproducible and scalable graphene films.<sup>19–26</sup> In the noncovalent interaction approach, strong interactions between the solvent and the graphite layers facilitate the exfoliation process. Several organic solvents with surface tensions that match that of graphene, 40 mJ m<sup>-2</sup>, including *N*-methylpyrrolidone (NMP), *N,N*-dimethylacetamide (DMA), and dimethylformamide (DMF), have been found to effectively exfoliate graphite and produce graphene sheets.<sup>19–23</sup> Single- and few-layer graphene sheets can be obtained by this method (Fig. 1b). Vacuum filtration,<sup>22</sup> spray coating,<sup>21</sup> and Langmuir–Blodgett<sup>23</sup> techniques may be utilized to fabricate thin graphene films using liquid phase exfoliated graphene dispersions. The resulting graphene films yield low conductivities relative to pristine graphene films due to the large contact resistance between adjacent graphene sheets and the presence of solvent and surfactant residues. Covalent interaction exfoliation processes are aided by the chemical modification of graphite to produce water-dispersible graphite oxide (GO). After oxidation, GO is readily exfoliated due to strong interactions between the water and oxygen-containing functional groups, such as hydroxyl and epoxide groups, introduced to the sheets during the oxidation process.<sup>24,25</sup> The resulting GO suspension can be reduced to graphene by, for example, thermal or chemical reduction. Due to the low cost and massive scalability of GO-based graphene preparation methods, significant effort has been applied toward improving the film performance, such as repairing defects and chemical doping.<sup>27–33</sup>




**Jong-Hyun Ahn**

*Jong-Hyun Ahn obtained his PhD from POSTECH, Republic of Korea in 2001. From 2004 to 2008, he was a research associate at the University of Illinois at Urbana-Champaign. In 2008, he joined Sungkyunkwan University, Republic of Korea, where he has been an associate professor and SKKU fellow since 2012. His research interests focus on inorganic nanomaterials, graphene and their application in flexible electronics.*


The thermal decomposition of SiC can generate wafer-scale few-layered graphene films that are potentially interesting to the semiconductor industry.<sup>7,8,11,34–39</sup> Fig. 1c shows a low-energy electron microscopy (LEEM) image of graphene grown on a SiC substrate annealed under ultra-high vacuum (UHV).<sup>7</sup> Several challenges to this approach must be addressed, including control over the number of graphene layers and the size of the continuous graphene sheets. The number of graphene layers typically depends on the decomposition temperature. Optimized synthesis conditions yield millimeter-size few-layer graphene in conjunction with a SiC substrate coated onto a thin Ni film.<sup>34</sup> This technique produces high-quality uniform graphene on insulating substrates without the need for additional transfer processes. Ultra-high-speed graphene transistors with switching speeds of up to 100 GHz have been fabricated using this technique.<sup>11</sup> In addition, an effective transfer method of graphene films on SiC substrates to arbitrary substrates has been developed,<sup>40,41</sup> similar to single-walled carbon nanotubes (SWCNT).<sup>42</sup> Au (or Pd)/polyimide bilayers were deposited on graphene-grown SiC wafers, and the graphene layers were peeled off with the aid of a strong baked polyimide thin film support. The Au/polyimide/graphene layers were then transferred onto a desired substrate, and the Au–polyimide layers were removed by oxygen plasma reactive ion etching (RIE) and wet chemical etching.

Unlike thermal decomposition methods, which use high-cost SiC substrates, chemical vapor deposition (CVD) utilizes inexpensive and readily accessible Ni and Cu substrates.<sup>9,10,12,43,44</sup>



**Fig. 2** (a) Confocal scanning Raman image of graphene synthesized on a Ni substrate by CVD. (b) Thickness and interlayer distance of the as-grown graphene film, estimated by HRTEM. (c) Raman spectra at each point in (a), indicating the number of layers present. (d) Synthetic protocol for preparing bilayer graphene on a SiO<sub>2</sub>/Si substrate using a Ni thin film catalyst. Adapted from ref. 10 and ref. 46 with permission.

With recent advances, CVD techniques yield the repeatable and reliable production of large-area, high-quality graphene films on Ni or Cu foils. The metal serves as both a catalyst and a substrate for growing graphene layers in the context of the CVD. The mechanism underlying the CVD growth of graphene on transition metal substrates, such as Ni and Cu, involves the diffusion of carbon into a thin metal film at a desired growth temperature, the subsequent precipitation of carbon out of the metal thin film due to reduced solubility upon cooling, followed by the formation of layered graphene on the metal surface. The thickness and crystalline ordering of the resultant graphene films depend on the concentration of the carbon source dissolved in the catalyst substrate and the cooling rate. Fig. 2a shows a confocal scanning Raman spectroscopy image of few-layer graphene grown on a Ni catalyst. The contrast variations in the image indicate graphene films of different thicknesses. Brighter areas correspond to thinner graphene and darker areas correspond to thicker layers, as indicated by the markers in the Raman spectra shown in Fig. 2c. The ratio of the G and 2D Raman band intensities ( $G/2D$ ) provides an estimate for the numbers of graphene layers. The low intensity of



**Fig. 3** (a) Optical microscopy image of a graphene film transferred onto a SiO<sub>2</sub>/Si substrate; the colors indicate the number of layers. (b) Raman spectra for various numbers of graphene layers, collected at the positions indicated in (a). (c) Photograph of a 2 × 2 inch bilayer graphene film transferred onto a 4 inch SiO<sub>2</sub>/Si substrate. (d) Two-dimensional color mappings of the  $I_{2D}/I_G$  ratio from the Raman spectra collected over a 30 × 30 μm area of CVD bilayer graphene. (e) Schematic illustration of the synthesis of monolayer graphene from a solid carbon source (such as PMMA) on a Cu substrate; the inset shows the corresponding Raman spectrum of the resultant graphene film. Adapted from ref. 9, ref. 47 and ref. 50 with permission.

the D peak in the Raman spectra indicates a low defect density in the resultant graphene film. The exact number of graphene layers can be determined by transmission electron microscopy (TEM), as shown in Fig. 2b. The relatively high solubility of carbon in Ni substrates favors the generation of multiple-layer graphene on Ni catalysts under standard conditions. Remarkably, recent developments in the uniform deposition of bilayer graphene using Ni thin film catalysts have provided access to transfer-free bilayer graphene on insulating substrates (Fig. 2d).<sup>45,46</sup>


The deposition of high-quality single-layer graphene on Cu foils over large areas by CVD processes has recently been achieved.<sup>9</sup> The CVD process for graphene growth on Cu substrates is a surface-mediated process that terminates once the Cu surface reaches full coverage with graphene. Surfaces with more than 95% monolayer graphene coverage have been demonstrated, as determined by optical microscopy and Raman spectroscopy, see Fig. 3a and b. Recently, the synthesis of uniform bilayer graphene films on wafer-size Cu substrates was explored (Fig. 3c). A bilayer coverage exceeding 99% was obtained, as confirmed using spatially resolved Raman spectroscopy (Fig. 3d).<sup>47</sup> Significant efforts have focused on the development of routes to improving the quality or accessibility of CVD-grown graphene, including the use of solid or liquid carbon sources instead of gaseous raw materials (Fig. 3e), two-step CVD deposition, or Cu substrate treatment.<sup>9,43,48–52</sup>

In order to investigate the optoelectronic properties and utilize graphene in various electronic applications, as-grown graphene films on Ni or Cu substrates must be transferred to target substrates. Efficient transfer techniques must minimize film damage and preserve the excellent properties of graphene. Several techniques have been developed for transferring large-area graphene films grown on Ni or Cu surfaces.<sup>10,12,43,53–57</sup> A current generally accepted transfer method uses polymethylmethacrylate


(PMMA) or polydimethylsiloxane (PDMS) as a supporting layer. A graphene surface is coated with PMMA or PDMS, and the metal catalyst is then etched using an etchant. The polymer-supported graphene is then readily transferred onto a desired substrate, and the supporting layer is removed.<sup>9,12,57</sup> The successful transfer of large-scale graphene has been achieved using a roll-to-roll transfer method with a support layer comprising thermal release tape. As shown in the schematic diagram (Fig. 4a),<sup>43</sup> the process enables the production of large-area graphene layers (as large as 30 inches) with excellent optical (97.4% transmittance at 550 nm) and electrical (125  $\Omega$  per sq sheet resistance for a single layer) properties. Multiple-stacked graphene films may be obtained by repeating this process. Recently, a promising high-efficiency, recyclable, nondestructive electrochemical technique was applied toward the transfer of CVD-grown graphene films from a metal substrate (Fig. 4b).<sup>53</sup> The resultant graphene exhibited better electronic performances after several synthesis cycles on the reused Cu substrate. Another novel approach involving the use of a recycled metal catalyst was explored by taking advantage of the covalent bonds between specific polymers and the CVD-grown graphene (Fig. 4c).<sup>56</sup> These transfer methods provide several options for transferring CVD-grown graphene from a metal catalyst surface to a target substrate. Fig. 5 shows photographs of graphene layers transferred to a variety of substrates, including rigid, flexible, and stretchable substrates.<sup>12,43</sup>

## 2.2 Graphene: optical, mechanical, and electric properties

The extraordinary properties of graphene have fueled the rapid evolution of research in both fundamental and industrial contexts. A brief description of the properties of graphene will provide a basis for understanding the graphene applications. The




**Fig. 4** (a) Roll-to-roll transfer of graphene grown on a Cu foil, using thermal release tape. (b) Schematic diagram of the electrochemical transfer of graphene from a metal substrate using an electrochemical cell. (c) Dry transfer process involving covalent bonding. Step 1: monolayer graphene was synthesized on a Cu foil; the polymer surface was treated to increase its reactivity. Step 2: both substrates were placed in a Nano Imprinter. Step 3: the substrates were separated and graphene was transferred onto the polymer. Adapted from ref. 43, ref. 53 and ref. 56 with permission.



**Fig. 5** The transfer of graphene onto a variety of substrates. (a) Roll-to-roll transfer of an ultra-large-area graphene film on a 35 inch PET substrate. Photographs of a graphene film transferred on a rigid transparent substrate (b), a stretchable PDMS substrate (c) and a flexible PET substrate (d). Adapted from ref. 12 and ref. 43 with permission.

optical absorption of single-layer graphene is 2.3% over a broad spectral range.<sup>16,43,58</sup> The optical transparency of CVD-grown randomly stacked graphene sheets decreases in proportion to the number of graphene layers.<sup>10,43</sup> The sheet resistance of stacked graphene sheets, on the other hand, decreases dramatically with the number of stacked graphene layers, as shown in Fig. 6a,<sup>43</sup> because any defects introduced during the transfer process are compensated by the random stacking of the layers. The roll-to-roll transfer method produces large-area graphene films yielding sheet resistances of  $30 \Omega \text{ sq}^{-1}$  and optical transmittances of 90% for four-layer stacked graphene after p-doping with nitric acid, comparable to the properties of indium tin oxide (ITO) transparent electrodes. Fig. 6b shows the sheet resistance and transparency values of ITO, carbon nanotubes, and CVD-grown graphene. The sheet resistance of doped roll-to-roll transferred graphene is much lower than that of other materials at the same transparency.<sup>43</sup> The sheet resistance and transparency alone may permit multi-stacked, doped CVD-grown graphene on Cu catalysts to replace ITO. It is worth noting that the optimal conductivities of graphene obtained experimentally are far below the ideal theoretically predicted conductivity. Improvements in the graphene quality and the proficiency of the transfer technique may make transparent conductive graphene films more competitive for use in modern devices.


Graphene displays outstanding mechanical flexibility upon bending and stretching. Fig. 7a compares the performances of a single-layer graphene and common ITO during bending.<sup>43</sup> ITO electrodes could not survive under strains exceeding 3%; however, the resistance values of graphene films did not change significantly, even under strains exceeding 6%. The transfer of a graphene sheet onto a stretchable substrate, such as PDMS, permitted evaluation of the resistance during stretching processes. Fig. 7b presents the resistance changes of a graphene film on PDMS, transferred from a CVD-grown graphene layer on a Ni substrate, upon



**Fig. 6** (a) Sheet resistances of graphene films transferred by a roll-to-roll process, a combination of roll-to-roll and acid doping, or wet transfer using a PMMA supporting layer. (b) Comparison of the sheet resistance and transparency values, from the references listed. Adapted from ref. 43 with permission.

perpendicular or parallel stretching.<sup>10</sup> The resistance values of graphene films on PDMS substrates were fully recovered after up to 6% stretching. Transfer of a graphene film to an isotropically pre-stretched PDMS substrate and subsequent resistance measurements demonstrated that both the longitudinal and transverse resistance were stable up to strain levels of 11%. The unique mechanical characteristics of graphene are desirable for the fabrication of next-generation flexible stretchable electronics.

In addition to the sheet resistance, a common method for characterizing the electrical properties of graphene sheets is to measure the carrier mobility. The mobility of mechanically exfoliated, suspended single-layer graphene on a  $\text{Si}/\text{SiO}_2$  substrate exceeded  $200\,000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  at a carrier density of  $2 \times 10^{11} \text{ cm}^{-2}$ . The peak mobility after current annealing could reach  $230\,000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , as shown in Fig. 8a,<sup>1</sup> much higher than the peak mobilities of typical semiconductors. Although suspended graphene exhibits a super-high mobility, this architecture cannot be applicable in the real graphene devices. The fabrication of high-speed graphene devices requires consideration of the effects of the underlying substrate on electronic transport. Unlike suspended graphene,<sup>1-3</sup> the electronic transport properties of graphene on  $\text{SiO}_2$  substrates are moderately affected by the substrate properties, including ripples, surface charge traps, or interfacial



**Fig. 7** Mechanical flexibility (a) and stretchability (b) of graphene. (a) Resistance properties of CVD-grown graphene transferred onto a PET substrate in comparison with ITO–PET electrodes under tensile strain. The inset of (a) shows the resistance as a function of the compressive and tensile strain applied to the upper and lower graphene–PET layers, respectively. (b) Resistance of a graphene film transferred onto a PDMS substrate isotropically stretched by 12%. The left inset shows the results of the graphene film transferred to an unstretched PDMS. The right inset shows the movement of the holding stages and the consequent changes in the graphene shape. Adapted from ref. 10 and ref. 43 with permission.

phonons.<sup>4,5,59,60</sup> Large-area graphene, synthesized by CVD and transferred onto SiO<sub>2</sub> substrates, normally yields a carrier mobility on the order of 10<sup>3</sup> cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>. The reasons underlying the reduced mobility have not been elucidated, but several factors, such as grain boundaries and doping effects, cannot be ignored.<sup>61–63</sup> Hexagonal boron nitride (hBN) may be an optimal substrate because it presents an atomically smooth surface, includes relatively few charge impurities, and yields high surface phonon frequencies. Fig. 8b shows the representative conductivity curves obtained from multilayer graphene samples transferred to hBN substrates.<sup>64,65</sup> The mobility of graphene on hBN is several factors higher than that of graphene on a SiO<sub>2</sub> substrate. With the recent development of large-area high-quality hBN growth by CVD,<sup>65–70</sup> the preparation of graphene/hBN-based devices may become feasible. Such devices are particularly promising for their potential use in flexible and stretchable devices.


### 3. Application of graphene to high-performance transistors

#### 3.1 Graphene-based RF devices

The development of graphene field-effect transistors (GFETs) immediately followed the first observation of field-effects in graphene in 2004. The zero band gap in graphene induces a high off-current and a low on/off ratio, on the order of 100 or lower, which is much lower than the required values of 10<sup>3</sup> to 10<sup>6</sup> for logic applications.<sup>6,71</sup> Several efforts have been applied to broaden the band gap of graphene using bilayer graphene, nanoribbons, doping, and strain;<sup>72–75</sup> however, the extraordinarily high mobility of graphene, currently regarded the highest mobility yet achieved, makes graphene an attractive material for high-frequency applications, such as radio-frequency switches. The cut-off frequency ( $f_T$ ) is defined as the frequency at which the current gain of a device becomes 1 and indicates the maximum frequency at which signals can be propagated in the transistor.<sup>76,77</sup> The  $f_T$  is determined by the transconductance ( $g_m$ ) and capacitance ( $C$ ) of the device, as expressed in the following equation.

$$f_T = \frac{g_m}{2\pi C}$$


A high cut-off frequency value can be achieved by increasing the transconductance and reducing the capacitance. The first graphene-based GHz radio frequency transistor was fabricated using exfoliated graphene in 2008, yielding a cut-off frequency of 14.7 GHz.<sup>78</sup> Graphene was exfoliated onto a Si substrate coated with a 300 nm thick layer of thermally grown SiO<sub>2</sub>. Source and drain electrodes were prepared using electron-beam lithography, followed by a Cr/Au deposition. A HfO<sub>2</sub> thin film top-gate dielectric layer (30 nm in thickness) was then directly deposited by atomic layer deposition (ALD), followed by patterning of the Cr/Au gate electrodes. The fabrication step that presents the greatest difficulty in this process is the deposition of a uniform thin dielectric layer of a high- $k$  material on top of the graphene layer. Graphene is inert and hydrophobic, and the interfacial strength between graphene and common polar insulators (such as HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>) is poor. Several approaches to addressing this issue have been suggested, including using a third material or chemical functionalization to modify the interfacial properties. A fast GFET was realized using a functionalized buffer layer. Fig. 9a and b show the optical image and the architecture of a top-gate GFET operating with a cut-off frequency of 26 GHz. Exfoliated single-layer graphene was used as the active channel. Source–drain electrodes were patterned using electron-beam lithography. A functionalized layer of NO<sub>2</sub>–TMA (trimethylaluminum) was deposited, followed by the preparation of a 12 nm thick Al<sub>2</sub>O<sub>3</sub> gate insulator layer by ALD. Pd/Au (10/50 nm) layers were thermally deposited as gate electrodes. The value of  $f_T$  was found to be proportional to  $1/L_G^2$  (where  $L_G$  is the gate length). Qualitatively, this relation indicates that the short gate length increases the drift velocity of the charge carriers by increasing the electric field and reduces the transit time across the transistor. By reducing the gate length from 500 to 150 nm, the maximum  $f_T$  was increased from 3 to 26 GHz (Fig. 9c).<sup>79</sup>



**Fig. 8** (a) Carrier mobility as a function of the carrier density ( $n$ ) for devices before (blue) and after (red) current annealing; data from a traditional high-mobility device on a substrate (gray dotted line) are shown for comparison. The inset shows a side view of the device schematic. (b) Representative conductivity curves measured for three different multilayer graphene films transferred onto hBN substrates. Adapted from ref. 1 and ref. 64 with permission.

For these GFETs, the estimated carrier mobility was  $400 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . High-quality graphene, grown epitaxially on a 2 inch SiC substrate, was used to fabricate radio frequency GFETs with an effective mobility of  $1000\text{--}1500 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . Polyhydroxystyrene

was introduced as an interfacial polymer layer prior to the deposition of a 10 nm thick  $\text{HfO}_2$  dielectric layer. The resultant GFETs presented a 100 GHz cut-off frequency with a gate length of 240 nm (Fig. 9d and e).<sup>11</sup>



**Fig. 9** (a) Optical image of the device layout of GFET having a cut-off frequency in the GHz range. (b) Schematic diagram of the GFET on a Si/SiO<sub>2</sub> substrate (c) with a cut-off frequency of 26 GHz. (d) Optical image of GFETs fabricated on a 2-inch graphene wafer and a schematic cross-sectional view of a top-gate GFET. (e) Small-signal current gain  $|h_{21}|$  of the FETs shown in (d) as a function of frequency  $f$  for a 240 nm gate ( $\diamond$ ) and a 550 nm gate ( $\triangle$ ) GFET at  $V_D = 2.5 \text{ V}$ . The cut-off frequencies,  $f_T$ , were 53 and 100 GHz for the 550 nm and 240 nm gate length devices, respectively. Adapted from ref. 11 and ref. 79 with permission.

Following these results, a promising approach to fabricating high-speed GFETs was developed using a self-aligned  $\text{Co}_2\text{Si}/\text{Al}_2\text{O}_3$  core-shell nanowire as the gate electrode/dielectric (Fig. 10a and b).<sup>80</sup> Source-drain electrodes were patterned using a self-alignment process, and the channel length was defined by the diameter of the nanowire. The device configuration minimized the degradation of the carrier mobility of graphene, and the resulting cut-off frequency was 100–300 GHz with gate lengths of 200 nm. Thus far, 300 GHz is the highest cut-off frequency yet achieved for graphene-based FETs. The RF performances of graphene-based FETs are much lower than the values predicted based on the intrinsic saturation velocity of graphene channels.<sup>81</sup> The carrier mobility and, thus, the cut-off frequency can be increased by addressing several aspects, including minimizing the defects and impurities in graphene and reducing the contact resistance.<sup>82,83</sup> A wafer-scale graphene circuit was recently prepared using innovative integration processes and circuit designs (Fig. 10c and d).<sup>84</sup> All GFETs and inductors were monolithically integrated onto a SiC wafer using arrays of graphene analog circuits, and the integrated circuit operated as a broadband radio frequency mixer at frequencies up to 10 GHz.

As discussed, most approaches to graphene applications in RF devices have focused on the use of rigid substrates, for example, a SiC wafer. The high mobility and flexibility of graphene has been exploited in the preparation of flexible graphene-based RF devices, as shown in Fig. 11. Top-gate solution-prepared GFETs were fabricated on polyimide foils with a source-drain distance of 260 nm, a gate length of 170 nm, and a gate width of 40  $\mu\text{m}$  (Fig. 11a).<sup>85</sup> The resulting flexible graphene transistors exhibited


a current gain cut-off frequency (extrinsic  $f_T$ ) of 2.2 GHz and a power gain cut-off frequency ( $f_m$ ) of 550 MHz. Bending tests of the flexible RF devices revealed remarkable mechanical stability. These successful demonstrations highlight the practical applications of GFETs with complex functionalities.

### 3.2 Graphene-based flexible and stretchable transistors

In addition to flexible radio frequency transistors, the advantages of graphene's outstanding mechanical properties have found use in other flexible, stretchable electronics. Since the removal of the bottleneck in the synthesis and transfer of large-area, high-quality graphene, CVD-grown graphene films have shown promise for the fabrication of large-array flexible, stretchable transistors. Here, we describe recent advances in the preparation of flexible, stretchable transistors based on CVD-grown graphene as channels and/or electrodes.


An array of flexible field-effect transistors was fabricated on a flexible PET substrate using CVD-grown graphene source-drain electrodes and a single-walled carbon nanotube (SWNT) semiconducting channel,<sup>86</sup> as shown in Fig. 12a. This device presented a mobility of  $2 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , an on/off ratio of 100, and robust mechanical bendability with small variations in the carrier mobility under strains of up to 2.2% (Fig. 12b). The integration of graphene and carbon nanotubes yielded devices with a high optical transparency. The transmittance values through the channel and source-drain regions, excluding the bare PET substrate, were 91% and 81% at 550 nm, respectively. One of the merits of graphene electrodes in CNT transistors is the negligible contact resistance, which is an important factor that affects the carrier mobility. Organic field-effect transistors with graphene electrodes exhibit low contact resistances compared with metal electrodes.<sup>87–89</sup> The contact resistance between an organic active layer and an electrode in a field-effect transistor can be estimated using the transfer line method (TLM).<sup>90–92</sup> High-performance organic FETs composed of a PEDOT:PSS gate electrode, a cross-linked polyvinylphenol (PVP) dielectric layer, a pentacene active channel, and graphene source-drain electrodes were recently prepared. The device architecture and performance are presented in Fig. 12c and d.<sup>87</sup> A device with graphene electrodes exhibited a carrier mobility of  $0.54 \pm 0.04 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and an on/off ratio of  $10^7$ , much higher than the values for devices with Au electrodes ( $0.02 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ). The mobility difference between the two materials was attributed to the low contact resistance between the pentacene and graphene electrodes (two orders of magnitude lower than the contact resistance between pentacene and Au electrodes). Devices fabricated on a flexible PET substrate showed an average carrier mobility of  $0.12 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .

Typical high- $k$  gate dielectric insulators, such as  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$ , are not suitable for use in GFETs fabricated on flexible plastic substrates because they require a high growth temperature. High-capacitance gate dielectric materials that display good interfacial properties with graphene and can be processed at low temperatures are required. Solution-processable ion gel gate dielectrics were found to meet these requirements very well. Ion gels can be prepared by the gelation of a triblock copolymer, poly(styrene-methyl methacrylate-styrene) (PS-PMMA-PS) in an ionic liquid, 1-ethyl-3-methylimidazolium bis(trifluoromethylsulfonyl)imide ([EMIM][TFSI]) at room




**Fig. 10** Three-dimensional schematic illustration (a) and cross-sectional view (b) of a high-speed GFET with a  $\text{Co}_2\text{Si}/\text{Al}_2\text{O}_3$  core-shell nanowire self-aligned top gate. In this device, the  $\text{Co}_2\text{Si}/\text{Al}_2\text{O}_3$  core-shell nanowire defined the channel length, the 5 nm  $\text{Al}_2\text{O}_3$  shell functioned as the gate dielectric, the metallic  $\text{Co}_2\text{Si}$  core functioned as the self-integrated local gate, and the self-aligned platinum thin film pads functioned as source and drain electrodes. (c) Schematic illustration of a graphene mixer circuit. The critical design aspects include a top-gate graphene transistor and two inductors connected to the gate and drain of the GFET. The three distinct metal layers of the graphene integrated circuit are indicated as M1, M2, and M3. A layer of 120 nm thick  $\text{SiO}_2$  was used as the isolation spacer to electrically separate the inductors (M3) from the underlying interconnects (M1 and M2). (d) Optical image of a completed graphene mixer. Adapted from ref. 80 and ref. 84 with permission.






**Fig. 11** (a) Schematic cross-sectional and top views of the top-gate GFET in a ground–signal–ground (GSG) configuration and an AFM image of the graphene flakes deposited by dielectrophoresis (DEP), acquired before deposition of the S/D and top gate electrodes. (b) The current gain ( $H_{21}$ ) and power gain ( $U$ ) as a function of frequency for the same device after current annealing.  $H_{21}(\text{ext})$  is the as-measured (extrinsic) value,  $H_{21}(\text{int})$  is the post de-embedded (intrinsic) value. (c) As-measured (extrinsic) current gain cut-off frequency as a function of the gate bias for samples in a flat configuration (before and after bending) or under bending at each of three angles. (d) The maximum extrinsic  $f_{T,\text{MAX}}$  extracted from figure (c), and a photograph of the test device under a bending angle of 25 mm. Adapted from ref. 85 with permission.



**Fig. 12** A flexible transparent thin film transistor (TTFT) (a and b) and a flexible organic FET (c and d). (a) Schematic three-dimensional structure of a TTFT on a plastic substrate. (b) The normalized effective device mobility  $\mu/\mu_0$  of the TTFT as a function of the bending radius. Output characteristics (c) and transfer characteristics (d) of flexible organic FETs with graphene electrodes. The inset of (c) shows a schematic diagram of the cross-section of an FET. The inset of (d) shows a photograph of pentacene FETs showing the flexibility and transparency. Adapted from ref. 86 and ref. 87 with permission.

temperature. Ion gel films are readily formed by casting a solution containing [EMIM][TFSI] and PS-PMMA-PS directly onto a flat substrate and subsequently removing the solvent.<sup>93–95</sup> The capacitance of an ion gel film is  $5.17 \mu\text{F cm}^{-2}$ , much higher than that of the commonly used 300 nm thick  $\text{SiO}_2$  dielectric films. The high capacitance was attributed to the formation of thin electric double layers at the graphene–ion gel and ion gel–gate electrode interfaces under an electric field. Fig. 13a presents the scheme by which flexible GFET arrays were fabricated on plastic PET substrates.<sup>13</sup> Cr/Au was deposited by conventional photolithography onto the PET substrate to form source–drain electrodes. CVD-grown monolayer graphene was then transferred and patterned to build a channel. The ion gel solution was then drop-cast and the solvent was removed to form an ion gel dielectric layer. An Au top gate electrode was then prepared by thermal evaporation of Au through a shadow mask. A photograph of flexible GFET arrays and an optical image of the single devices are presented in Fig. 13b. The flexible GFETs showed excellent electrical performances at low voltages below 3 V with hole and electron mobilities of  $203 \pm 57$  and  $91 \pm 50 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , respectively. It is worth noting that the low operating voltage is one of the great advantages of ion gel-gated GFETs. A symmetric bending test was performed to measure the mechanical flexibility of the ion gel-gated GFET arrays. Only small variations in the carrier mobility of less than 20% were observed




**Fig. 13** (a) Schematic diagram showing the fabrication of an ion-gel-gated graphene transistor array on a plastic substrate. (b) Optical image of an array of devices on a plastic substrate; the inset shows the structures of the single devices. (c) Normalized effective mobility ( $\mu/\mu_0$ ) as a function of the bending radius. Adapted from ref. 13 with permission.

as the bending radius was decreased from 6 to 0.6 cm, as shown in Fig. 13c.

A delicate route to the fabrication of scalable graphene-based all-organic FETs was recently accomplished. The FET consisted of a PEDOT:PSS gate electrode, an ion-gel gate insulator, a single-layer graphene active channel, and double-layer graphene source-drain electrodes.<sup>96</sup> The evaporation-induced self-assembly (EISA) technique produced highly ordered graphene patterns with crossed stripes of single- and double-layer graphene, as illustrated schematically in Fig. 14a. Fig. 14b shows the final architecture of each single device. Typical transfer characteristics of the resultant flexible ion-gel-gated FETs with a single-layer graphene channel width and length of 16  $\mu\text{m}$  are shown in Fig. 14c. All fabricated devices presented ambipolar behavior with a Dirac point and low voltage operation (below 4 V), along with hole and electron mobilities of 214 and 106  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ , respectively. The resultant GFET arrays on flexible PET substrates exhibited remarkable flexibility and transparency, as shown in the inset of Fig. 14c. The approach provides a viable route to the preparation of large-area graphene patterns without the need for conventional lithography.


All-graphene-based flexible field-effect transistors have been constructed using graphene electrodes, graphene channels, and graphene oxide gate dielectrics.<sup>97</sup> A GO layer fabricated using the Langmuir-Blodgett method exhibited good dielectric



**Fig. 14** (a) Schematic illustration of the graphene patterned using the EISA method. (b) Schematic three-dimensional structure of the single GFET devices. (c) Transfer characteristic of the GFETs as a function of  $V_D$ ; the inset shows a photograph of the as-fabricated device arrays on a flexible transparent substrate. Adapted from ref. 96 with permission.

performances with a dielectric constant of 3.1 at 77 K, a low leakage current of 17  $\text{mA cm}^{-1}$ , a breakdown bias of 1.5  $\text{MV cm}^{-1}$ , and good mechanical flexibility. The bottom-gate all-graphene transistors were fabricated according to the following procedures. High-quality monolayer graphene was synthesized by CVD on Cu, then transferred onto the target substrate using methods described previously.<sup>57</sup> Lithography was used to build the graphene gate electrode, followed by the Langmuir-Blodgett deposition of a GO dielectric layer. Another monolayer of graphene was then transferred to the top of the GO and monolithically patterned to construct channel and source-drain electrodes without the use of traditional metal electrodes. Fig. 15a displays the device structures of all-graphene transistors. The fabricated FET arrays on flexible PET substrates showed good optical transparency, as shown in Fig. 15b and c. The combination of the excellent mechanical properties of graphene and GO and the tight bonding between each layer endowed the all-graphene transistors with outstanding mechanical flexibility. The devices operated stably under a tensile strain up to 3.5% (Fig. 15d). The all-graphene transistors constitute a significant step toward the use of graphene in future electronics.


In addition to optical transparency and flexibility, stretchability is an essential feature for next-generation modern electronics. The poor optical transparency and mechanical



**Fig. 15** (a) Schematic illustration of a bottom gated graphene-GO transistor. The graphene channel monolithically patterned with source-drain electrodes was positioned above the GO dielectric. (b) Optical image of the as-prepared all-graphene transistor arrays on a plastic substrate. (c) Optical transmittance as a function of wavelength for the PET substrate (black line), the monolayer graphene (red line), and the GO dielectric (blue line) of a device on a PET substrate. (d) Transfer curves measured as a function of the tensile strain (0–3.5%). The inset shows the effective mobility as a function of the bending radius.


stretchability of conventional semiconducting materials have prevented the development of stretchable electronics. A variety of efforts have been attempted to overcome these obstacles by using specific structural designs<sup>98–101</sup> or stretchable interconnections.<sup>102–111</sup> These strategies offer device arrays or integrated circuits with high stretchability, even though individual components in a device are nearly unstretchable (the intrinsic stretchability is less than 1%). The outstanding mechanical properties of graphene provide significant potential for fabricating stretchable electronic devices with a high intrinsic stretchability. An amazing demonstration of field-effect transistors with a high intrinsic stretchability was realized by taking advantage of the unique mechanical properties of graphene and ion gel.<sup>14</sup>

Fig. 16 describes a fabrication scheme for preparing a stretchable GFET array on a rubber substrate. (1) High-quality monolayer graphene was synthesized on a Cu foil by CVD, then stacked *via* a layer-by-layer method using direct transfer.<sup>112</sup> (2) The active channel and source-drain electrodes were monolithically patterned using a graphene film. A photoresist was spin-coated on top of the graphene film as a supporting layer, followed by Cu etching. After etching, the patterned graphene was transferred onto the desired substrate, *e.g.*, PDMS. (3) A commercial aerosol jet printing technique was used to print an ion gel gate dielectric layer at room temperature. (4) In the last step, a conducting polymer ink containing PEDOT:PSS was printed over the channel as a gate electrode. The process produced GFET arrays on a variety of substrates, including flexible PET, stretchable PDMS, or rubber balloon. Fig. 17a and b show photographs of the stretchable FETs on balloons and PDMS substrates. The FET performance was measured over



**Fig. 16** Fabrication schematics of arrays of graphene FETs fabricated on a stretchable substrate. Adapted from ref. 14 with permission.

a strain range of 0–7% (Fig. 17c). Fig. 17d shows the typical transfer characteristics of a strained GFET on a PDMS substrate. The excellent stretchability of the graphene channel, electrodes, and ion gel dielectric resulted in the stable operation at strain levels up to 5%, even after 1000 cycles, with hole and electron mobilities of  $1188 \pm 136$  and  $422 \pm 52$   $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ , respectively. This technique opens a new route to fabricating high-performance stretchable electronics.



**Fig. 17** Photographs of ion gel-gated graphene FETs on a balloon (a), or a PDMS substrate (b). (c) Home-built stretching machine for measuring the electrical performance of the ion gel-gated graphene FETs fabricated on stretchable PDMS substrates (with a thickness of 1.5 mm). (d) Typical transfer characteristics of the strained graphene FETs on PDMS. Adapted from ref. 14 with permission.

## 4. Conclusions and outlook

In this article, we have reviewed several recent works in the areas of high-performance graphene-based transistors for use in flexible and stretchable electronics. Approaches for producing high-quality graphene films, ranging from mechanical exfoliation to CVD methods, and a variety of integration methods for fabricating graphene devices on unusual substrates were discussed. The wide range of possibilities for applying graphene to the fabrication of electronics has inspired growing interest in the material. Although significant engineering challenges remain, including band gap broadening and improved reliability, graphene enables many novel approaches to the development of future electronic applications.

## Acknowledgements

This work was supported by the Basic Research Program (2009-0064888, 2009-0083540, 2011-0006268, 2011-0030014 and 2012006049) and Global Frontier Research Center for Advanced Soft Electronics (code no. 2011-0031639) through the National Research Foundation of Korea (NRF), funded by the Ministry of Education, Science and Technology and the IT R&D program of Ministry of Knowledge Economy of Korea (2008-F024-02, Development of Mobile Flexible Input/Output Platform).

## References

- 1 K. I. Bolotin, K. J. Sikes, Z. Jiang, M. Klima, G. Fudenberg, J. Hone, P. Kim and H. L. Stormer, *Solid State Commun.*, 2008, **146**, 351–355.
- 2 X. Du, I. Skachko, A. Barker and E. Y. Andrei, *Nat. Nanotechnol.*, 2008, **3**, 491–495.
- 3 K. I. Bolotin, K. J. Sikes, J. Hone, H. L. Stormer and P. Kim, *Phys. Rev. Lett.*, 2008, **101**, 096802.
- 4 J.-H. Chen, C. Jang, S. Xiao, M. Ishigami and M. S. Fuhrer, *Nat. Nanotechnol.*, 2008, **3**, 206–209.
- 5 E. Hwang, S. Adam and S. Das Sarma, *Phys. Rev. Lett.*, 2007, **98**, 186806.
- 6 K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. Grigorieva and A. A. Firsov, *Science*, 2004, **306**, 666–669.
- 7 K. V. Emtsev, A. Bostwick, K. Horn, J. Jobst, G. L. Kellogg, L. Ley, J. L. McChesney, T. Ohta, S. A. Reshanov, J. Rohrl, E. Rotenberg, A. K. Schmid, D. Waldmann, H. B. Weber and T. Seyller, *Nat. Mater.*, 2009, **8**, 203–207.
- 8 C. Berger, Z. Song, X. Li, X. Wu, N. Brown, C. Naud, D. Mayou, T. Li, J. Hass, A. N. Marchenkov, E. H. Conrad, P. N. First and W. A. de Heer, *Science*, 2006, **312**, 1191–1196.
- 9 X. Li, W. Cai, J. An, S. Kim, J. Nah, D. Yang, R. Piner, A. Velamakanni, I. Jung, E. Tutuc, S. K. Banerjee, L. Colombo and R. S. Ruoff, *Science*, 2009, **324**, 1312–1314.
- 10 K. S. Kim, Y. Zhao, H. Jang, S. Y. Lee, J. M. Kim, K. S. Kim, J.-H. Ahn, P. Kim, J.-Y. Choi and B. H. Hong, *Nature*, 2009, **457**, 706–710.
- 11 Y.-M. Lin, C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y. Chiu, A. Grill and P. Avouris, *Science*, 2010, **327**, 662.
- 12 Y. Lee, S. Bae, H. Jang, S. Jang, S.-E. Zhu, S. H. Sim, Y. I. Song, B. H. Hong and J.-H. Ahn, *Nano Lett.*, 2010, **10**, 490–493.
- 13 B. J. Kim, H. Jang, S.-K. Lee, B. H. Hong, J.-H. Ahn and J. H. Cho, *Nano Lett.*, 2010, **10**, 3464–3466.
- 14 S.-K. Lee, B. J. Kim, H. Jang, S. C. Yoon, C. Lee, B. H. Hong, J. A. Rogers, J. H. Cho and J.-H. Ahn, *Nano Lett.*, 2011, **11**, 4642–4646.
- 15 K. S. Novoselov, D. Jiang, F. Schedin, T. J. Booth, V. V. Khotkevich, S. V. Morozov and A. K. Geim, *Proc. Natl. Acad. Sci. U. S. A.*, 2005, **102**, 10451–10453.
- 16 R. R. Nair, P. Blake, A. N. Grigorenko, K. S. Novoselov, T. J. Booth, T. Stauber, N. M. R. Peres and A. K. Geim, *Science*, 2008, **320**, 1308.
- 17 T. Stauber, N. M. R. Peres and A. K. Geim, *Phys. Rev. B: Condens. Matter Mater. Phys.*, 2008, **78**, 085432.
- 18 P. Blake, E. Hill, A. H. C. Neto, K. Novoselov, D. Jiang, R. Yang, T. Booth and A. Geim, *Appl. Phys. Lett.*, 2007, **91**, 063124.
- 19 Y. Hernandez, M. Lotya, D. Rickard, S. D. Bergin and J. N. Coleman, *Langmuir*, 2010, **26**, 3208–3213.
- 20 Y. Hernandez, V. Nicolosi, M. Lotya, F. M. Blighe, Z. Sun, S. De, I. T. McGovern, B. Holland, M. Byrne, Y. K. Gun'Ko, J. J. Boland, P. Niraj, G. Duesberg, S. Krishnamurthy, R. Goodhue, J. Hutchison, V. Scardaci, A. C. Ferrari and J. N. Coleman, *Nat. Nanotechnol.*, 2008, **3**, 563–568.
- 21 P. Blake, P. D. Brimicombe, R. R. Nair, T. J. Booth, D. Jiang, F. Schedin, L. A. Ponomarenko, S. V. Morozov, H. F. Gleeson, E. W. Hill, A. K. Geim and K. S. Novoselov, *Nano Lett.*, 2008, **8**, 1704–1708.
- 22 S. De, P. J. King, M. Lotya, A. O'Neill, E. M. Doherty, Y. Hernandez, G. S. Duesberg and J. N. Coleman, *Small*, 2010, **6**, 458–464.
- 23 X. Li, G. Zhang, X. Bai, X. Sun, X. Wang, E. Wang and H. Dai, *Nat. Nanotechnol.*, 2008, **3**, 538–542.
- 24 G. Eda, G. Fanchini and M. Chhowalla, *Nat. Nanotechnol.*, 2008, **3**, 270–274.
- 25 S. Stankovich, D. A. Dikin, G. H. B. Dommett, K. M. Kohlhaas, E. J. Zimney, E. A. Stach, R. D. Piner, S. T. Nguyen and R. S. Ruoff, *Nature*, 2006, **442**, 282–286.
- 26 F. Torrisi, T. Hasan, W. Wu, Z. Sun, A. Lombardo, T. S. Kulmala, G.-W. Hsieh, S. Jung, F. Bonaccorso, P. J. Paul, D. Chu and A. C. Ferrari, *ACS Nano*, 2012, **6**, 2992–3006.
- 27 V. López, R. S. Sundaram, C. Gómez-Navarro, D. Olea, M. Burghard, J. Gómez-Herrero, F. Zamora and K. Kern, *Adv. Mater.*, 2009, **21**, 4683–4686.
- 28 L. Yanyu, F. Johannes, Z. Linjie, N.-A. Hassan, F. Xinliang, P. R. Jürgen, K. Norbert and M. Klaus, *Nanotechnology*, 2009, **20**, 434007.
- 29 X. Li, H. Wang, J. T. Robinson, H. Sanchez, G. Diankov and H. Dai, *J. Am. Chem. Soc.*, 2009, **131**, 15939–15944.
- 30 X. Zhou and Z. Liu, *Chem. Commun.*, 2010, **46**, 2611–2613.
- 31 C.-Y. Su, Y. Xu, W. Zhang, J. Zhao, X. Tang, C.-H. Tsai and L.-J. Li, *Chem. Mater.*, 2009, **21**, 5674–5680.
- 32 Z. Luo, Y. Lu, L. A. Somers and A. T. C. Johnson, *J. Am. Chem. Soc.*, 2009, **131**, 898–899.
- 33 V. C. Tung, M. J. Allen, Y. Yang and R. B. Kaner, *Nat. Nanotechnol.*, 2009, **4**, 25–29.
- 34 Z.-Y. Juang, C.-Y. Wu, C.-W. Lo, W.-Y. Chen, C.-F. Huang, J.-C. Hwang, F.-R. Chen, K.-C. Leou and C.-H. Tsai, *Carbon*, 2009, **47**, 2026–2031.
- 35 J. Hass, W. A. de Heer and E. H. Conrad, *J. Phys.: Condens. Matter*, 2008, **20**, 323202.
- 36 W. Choi, I. Lahiri, R. Seelaboyina and Y. S. Kang, *Crit. Rev. Solid State Mater. Sci.*, 2010, **35**, 52–71.
- 37 C. Berger, Z. Song, T. Li, X. Li, A. Y. Ogbazghi, R. Feng, Z. Dai, A. N. Marchenkov, E. H. Conrad and N. Phillip, *J. Phys. Chem. B*, 2004, **108**, 19912–19916.
- 38 H. Hibino, H. Kageshima, F. Maeda, M. Nagase, Y. Kobayashi and H. Yamaguchi, *Phys. Rev. B: Condens. Matter Mater. Phys.*, 2008, **77**, 075413.
- 39 T. Ohta, F. El Gabaly, A. Bostwick, J. L. McChesney, K. V. Emtsev, A. K. Schmid, T. Seyller, K. Horn and E. Rotenberg, *New J. Phys.*, 2008, **10**, 023034.
- 40 S. Unarunotai, J. C. Koepke, C.-L. Tsai, F. Du, C. E. Chialvo, Y. Murata, R. Haasch, I. Petrov, N. Mason, M. Shim, J. Lyding and J. A. Rogers, *ACS Nano*, 2010, **4**, 5591–5598.
- 41 S. Unarunotai, Y. Murata, C. E. Chialvo, H.-s. Kim, S. MacLaren, N. Mason, I. Petrov and J. A. Rogers, *Appl. Phys. Lett.*, 2009, **95**, 202101.
- 42 S. J. Kang, C. Kocabas, H.-S. Kim, Q. Cao, M. A. Meitl, D.-Y. Khang and J. A. Rogers, *Nano Lett.*, 2007, **7**, 3343–3348.
- 43 S. Bae, H. Kim, Y. Lee, X. Xu, J.-S. Park, Y. Zheng, J. Balakrishnan, T. Lei, H. Ri Kim, Y. I. Song, Y.-J. Kim, K. S. Kim, B. Ozyilmaz, J.-H. Ahn, B. H. Hong and S. Iijima, *Nat. Nanotechnol.*, 2010, **5**, 574–578.
- 44 A. Reina, X. Jia, J. Ho, D. Nezich, H. Son, V. Bulovic, M. S. Dresselhaus and J. Kong, *Nano Lett.*, 2008, **9**, 30–35.

- 45 Z. Peng, Z. Yan, Z. Sun and J. M. Tour, *ACS Nano*, 2011, **5**, 8241–8247.
- 46 Z. Yan, Z. Peng, Z. Sun, J. Yao, Y. Zhu, Z. Liu, P. M. Ajayan and J. M. Tour, *ACS Nano*, 2011, **5**, 8187–8192.
- 47 S. Lee, K. Lee and Z. Zhong, *Nano Lett.*, 2010, **10**, 4702–4707.
- 48 X. Li, C. W. Magnuson, A. Venugopal, J. An, J. W. Suk, B. Han, M. Borysiak, W. Cai, A. Velamakanni, Y. Zhu, L. Fu, E. M. Vogel, E. Voelkl, L. Colombo and R. S. Ruoff, *Nano Lett.*, 2010, **10**, 4328–4334.
- 49 W. Wu, L. A. Jauregui, Z. Su, Z. Liu, J. Bao, Y. P. Chen and Q. Yu, *Adv. Mater.*, 2011, **23**, 4898–4903.
- 50 Z. Sun, Z. Yan, J. Yao, E. Beitler, Y. Zhu and J. M. Tour, *Nature*, 2010, **468**, 549–552.
- 51 W. Cai, Y. Zhu, X. Li, R. D. Piner and R. S. Ruoff, *Appl. Phys. Lett.*, 2009, **95**, 123115.
- 52 A. Srivastava, C. Galande, L. Ci, L. Song, C. Rai, D. Jariwala, K. F. Kelly and P. M. Ajayan, *Chem. Mater.*, 2010, **22**, 3457–3461.
- 53 Y. Wang, Y. Zheng, X. Xu, E. Dubuisson, Q. Bao, J. Lu and K. P. Loh, *ACS Nano*, 2011, **5**, 9927–9933.
- 54 W. Regan, N. Alem, B. Aleman, B. Geng, C. Girit, L. Maserati, F. Wang, M. Crommie and A. Zettl, *Appl. Phys. Lett.*, 2010, **96**, 113102.
- 55 V. P. Verma, S. Das, I. Lahiri and W. Choi, *Appl. Phys. Lett.*, 2010, **96**, 203108.
- 56 E. H. Lock, M. Baraket, M. Laskoski, S. P. Mulvaney, W. K. Lee, P. E. Sheehan, D. R. Hines, J. T. Robinson, J. Tosado, M. S. Fuhrer, S. C. Hernández and S. G. Walton, *Nano Lett.*, 2011, **12**, 102–107.
- 57 X. Li, Y. Zhu, W. Cai, M. Borysiak, B. Han, D. Chen, R. D. Piner, L. Colombo and R. S. Ruoff, *Nano Lett.*, 2009, **9**, 4359–4363.
- 58 V. G. Kravets, A. N. Grigorenko, R. R. Nair, P. Blake, S. Anissimova, K. S. Novoselov and A. K. Geim, *Phys. Rev. B: Condens. Matter Mater. Phys.*, 2010, **81**, 155413.
- 59 K. Nomura and A. H. MacDonald, *Phys. Rev. Lett.*, 2006, **96**, 256602.
- 60 J. C. Meyer, A. K. Geim, M. I. Katsnelson, K. S. Novoselov, T. J. Booth and S. Roth, *Nature*, 2007, **446**, 60–63.
- 61 O. V. Yazyev and S. G. Louie, *Nat. Mater.*, 2010, **9**, 806–809.
- 62 D. Wei, Y. Liu, Y. Wang, H. Zhang, L. Huang and G. Yu, *Nano Lett.*, 2009, **9**, 1752–1758.
- 63 H. Cao, Q. Yu, L. A. Jauregui, J. Tian, W. Wu, Z. Liu, R. Jalilian, D. K. Benjamin, Z. Jiang, J. Bao, S. S. Pei and Y. P. Chen, *Appl. Phys. Lett.*, 2010, **96**, 122106.
- 64 C. Dean, A. Young, I. Meric, C. Lee, L. Wang, S. Sorgenfrei, K. Watanabe, T. Taniguchi, P. Kim and K. Shepard, *Nat. Nanotechnol.*, 2010, **5**, 722–726.
- 65 Z. Liu, L. Song, S. Zhao, J. Huang, L. Ma, J. Zhang, J. Lou and P. M. Ajayan, *Nano Lett.*, 2011, **11**, 2032–2037.
- 66 K. K. Kim, A. Hsu, X. Jia, S. M. Kim, Y. Shi, M. Hofmann, D. Nezich, J. F. Rodriguez-Nieva, M. Dresselhaus, T. Palacios and J. Kong, *Nano Lett.*, 2011, **12**, 161–166.
- 67 K. H. Lee, H.-J. Shin, J. Lee, I.-y. Lee, G.-H. Kim, J.-Y. Choi and S.-W. Kim, *Nano Lett.*, 2012, **12**, 714–718.
- 68 Y. Shi, C. Hamsen, X. Jia, K. K. Kim, A. Reina, M. Hofmann, A. L. Hsu, K. Zhang, H. Li, Z.-Y. Juang, M. S. Dresselhaus, L.-J. Li and J. Kong, *Nano Lett.*, 2010, **10**, 4134–4139.
- 69 P. Sutter, J. Lahiri, P. Albrecht and E. Sutter, *ACS Nano*, 2011, **5**, 7303–7309.
- 70 L. Song, L. Ci, H. Lu, P. B. Sorokin, C. Jin, J. Ni, A. G. Kvashnin, D. G. Kvashnin, J. Lou, B. I. Yakobson and P. M. Ajayan, *Nano Lett.*, 2010, **10**, 3209–3215.
- 71 K. Kim, J. Y. Choi, T. Kim, S. H. Cho and H. J. Chung, *Nature*, 2011, **479**, 338–344.
- 72 T. Ohta, A. Bostwick, T. Seyller, K. Horn and E. Rotenberg, *Science*, 2006, **313**, 951–954.
- 73 M. Y. Han, B. Özyilmaz, Y. Zhang and P. Kim, *Phys. Rev. Lett.*, 2007, **98**, 206805.
- 74 X. Li, X. Wang, L. Zhang, S. Lee and H. Dai, *Science*, 2008, **319**, 1229–1232.
- 75 Z. H. Ni, T. Yu, Y. H. Lu, Y. Y. Wang, Y. P. Feng and Z. X. Shen, *ACS Nano*, 2008, **2**, 2301–2305.
- 76 P. Avouris, *Nano Lett.*, 2010, **10**, 4285–4294.
- 77 F. Schwierz, *Nat. Nanotechnol.*, 2010, **5**, 487–496.
- 78 I. Meric, N. Baklitskaya, P. Kim and K. L. Shepard, *Transistors, IEEE International Electron Devices Meeting, 2008, IEDM Technical Digest*, 2008, pp. 1–4.
- 79 Y.-M. Lin, K. A. Jenkins, A. Valdes-Garcia, J. P. Small, D. B. Farmer and P. Avouris, *Nano Lett.*, 2009, **9**, 422–426.
- 80 L. Liao, Y.-C. Lin, M. Bao, R. Cheng, J. Bai, Y. Liu, Y. Qu, K. L. Wang, Y. Huang and X. Duan, *Nature*, 2010, **467**, 305–308.
- 81 L. Liao, J. Bai, R. Cheng, Y.-C. Lin, S. Jiang, Y. Qu, Y. Huang and X. Duan, *Nano Lett.*, 2010, **10**, 3952–3956.
- 82 S. Adam, E. H. Hwang, V. M. Galitski and S. Das Sarma, *Proc. Natl. Acad. Sci. U. S. A.*, 2007, **104**, 18392–18397.
- 83 J. A. Robinson, M. LaBella, M. Zhu, M. Hollander, R. Kasarda, Z. Hughes, K. Trumbull, R. Cavalero and D. Snyder, *Appl. Phys. Lett.*, 2011, **98**, 053103.
- 84 Y.-M. Lin, A. Valdes-Garcia, S.-J. Han, D. B. Farmer, I. Meric, Y. Sun, Y. Wu, C. Dimitrakopoulos, A. Grill, P. Avouris and K. A. Jenkins, *Science*, 2011, **332**, 1294–1297.
- 85 C. Sire, F. Ardiaca, S. Lepilliet, J.-W. T. Seo, M. C. Hersam, G. Dambrine, H. Happy and V. Derycke, *Nano Lett.*, 2012, **12**, 1184–1188.
- 86 J. Sukjae, *et al.*, *Nanotechnology*, 2010, **21**, 425201.
- 87 W. H. Lee, J. Park, S. H. Sim, S. B. Jo, K. S. Kim, B. H. Hong and K. Cho, *Adv. Mater.*, 2011, **23**, 1752–1756.
- 88 H. c. A. Becerril, R. M. Stoltenberg, M. L. Tang, M. E. Roberts, Z. Liu, Y. Chen, D. H. Kim, B.-L. Lee, S. Lee and Z. Bao, *ACS Nano*, 2010, **4**, 6343–6352.
- 89 J. H. Chen, M. Ishigami, C. Jang, D. R. Hines, M. S. Fuhrer and E. D. Williams, *Adv. Mater.*, 2007, **19**, 3623–3627.
- 90 D. Gundlach, L. Zhou, J. Nichols, T. Jackson, P. Necliudov and M. Shur, *J. Appl. Phys.*, 2006, **100**, 024509.
- 91 P. V. Necliudov, M. S. Shur, D. J. Gundlach and T. N. Jackson, *Solid-State Electron.*, 2003, **47**, 259–262.
- 92 H. Klauk, G. Schmid, W. Radlik, W. Weber, L. Zhou, C. D. Sheraw, J. A. Nichols and T. N. Jackson, *Solid-State Electron.*, 2003, **47**, 297–301.
- 93 J. H. Cho, J. Lee, Y. He, B. S. Kim, T. P. Lodge and C. D. Frisbie, *Adv. Mater.*, 2008, **20**, 686–690.
- 94 J. H. Cho, J. Lee, Y. Xia, B. Kim, Y. He, M. J. Renn, T. P. Lodge and C. Daniel Frisbie, *Nat. Mater.*, 2008, **7**, 900–906.
- 95 J. Lee, L. G. Kaake, J. H. Cho, X. Y. Zhu, T. P. Lodge and C. D. Frisbie, *J. Phys. Chem. C*, 2009, **113**, 8972–8981.
- 96 T. Kim, H. Kim, S. W. Kwon, Y. Kim, W. K. Park, D. H. Yoon, A. R. Jang, H. S. Shin, K. S. Suh and W. S. Yang, *Nano Lett.*, 2012, **12**, 743–748.
- 97 S.-K. Lee, H. Y. Jang, S. Jang, E. Choi, B. H. Hong, J. Lee, S. Park and J.-H. Ahn, *Nano Lett.*, 2012, DOI: 10.1021/nl300948c.
- 98 D. H. Kim, J. H. Ahn, W. M. Choi, H. S. Kim, T. H. Kim, J. Song, Y. Y. Huang, Z. Liu, C. Lu and J. A. Rogers, *Science*, 2008, **320**, 507.
- 99 J. A. Rogers and Y. Huang, *Proc. Natl. Acad. Sci. U. S. A.*, 2009, **106**, 10875–10876.
- 100 J. A. Rogers, T. Someya and Y. Huang, *Science*, 2010, **327**, 1603–1607.
- 101 D. Brosteaux, F. Axisa, M. Gonzalez and J. Vanfleteren, *IEEE Electron Device Lett.*, 2007, **28**, 552–554.
- 102 A. C. Siegel, D. A. Bruzewicz, D. B. Weibel and G. M. Whitesides, *Adv. Mater.*, 2007, **19**, 727–733.
- 103 T. S. Hansen, K. West, O. Hassager and N. B. Larsen, *Adv. Funct. Mater.*, 2007, **17**, 3069–3073.
- 104 T. Sekitani, Y. Noguchi, K. Hata, T. Fukushima, T. Aida and T. Someya, *Science*, 2008, **321**, 1468.
- 105 K.-Y. Chun, Y. Oh, J. Rho, J.-H. Ahn, Y.-J. Kim, H. R. Choi and S. Baik, *Nat. Nanotechnol.*, 2010, **5**, 853–857.
- 106 J. Jones, S. P. Lacour, S. Wagner and Z. Suo, *J. Vac. Sci. Technol., A*, 2004, **22**, 1723–1725.
- 107 T. Adrega and S. P. Lacour, *J. Micromech. Microeng.*, 2010, **20**, 055025.
- 108 F. N. Ishikawa, H.-k. Chang, K. Ryu, P.-c. Chen, A. Badmaev, L. Gomez De Arco, G. Shen and C. Zhou, *ACS Nano*, 2009, **3**, 73–79.
- 109 K. Nogi, M. Hosokawa, M. Naito and T. Yokoyama, *Nanoparticle Technology Handbook*, Elsevier Science, 2007.
- 110 B. Y. Ahn, E. B. Duoss, M. J. Motala, X. Guo, S.-I. Park, Y. Xiong, J. Yoon, R. G. Nuzzo, J. A. Rogers and J. A. Lewis, *Science*, 2009, **323**, 1590–1593.
- 111 D.-H. Kim and J. A. Rogers, *ACS Nano*, 2009, **3**, 498–501.
- 112 Y. Wang, S. W. Tong, X. F. Xu, B. Özyilmaz and K. P. Loh, *Adv. Mater.*, 2011, **23**, 1514–1518.