

# High-Performance Flexible Graphene Field Effect Transistors with Ion Gel Gate Dielectrics

Beom Joon Kim,<sup>†,‡</sup> Houk Jang,<sup>‡,§,‡</sup> Seung-Ki Lee,<sup>‡,§</sup> Byung Hee Hong,<sup>‡,||</sup>  
Jong-Hyun Ahn,<sup>\*,‡,§</sup> and Jeong Ho Cho<sup>\*,†</sup>

<sup>†</sup>Department of Organic Materials and Fiber Engineering, Soongsil University, Seoul 156-743, Korea and <sup>‡</sup>SKKU Advanced Institute of Nanotechnology (SAINT) and Center for Human Interface Nano Technology (HINT), <sup>§</sup>School of Advanced Materials Science and Engineering, and <sup>||</sup>Department of Chemistry, Sungkyunkwan University, Suwon 440-746, Korea

**ABSTRACT** A high-performance low-voltage graphene field-effect transistor (FET) array was fabricated on a flexible polymer substrate using solution-processable, high-capacitance ion gel gate dielectrics. The high capacitance of the ion gel, which originated from the formation of an electric double layer under the application of a gate voltage, yielded a high on-current and low voltage operation below 3 V. The graphene FETs fabricated on the plastic substrates showed a hole and electron mobility of  $203 \pm 57$  and  $91 \pm 50$   $\text{cm}^2/(\text{V} \cdot \text{s})$ , respectively, at a drain bias of  $-1$  V. Moreover, ion gel gated graphene FETs on the plastic substrates exhibited remarkably good mechanical flexibility. This method represents a significant step in the application of graphene to flexible and stretchable electronics.

**KEYWORDS** Graphene, ion gel, flexible electronics, field effect transistor, low-voltage operation

Graphene has attracted attention for a range of electronic applications, such as displays, solar cells, and sensors owing to its exceptional electronic and optoelectronic properties.<sup>1–4</sup> Recent developments in the large area synthesis of high-quality graphene films has created new pathways for the application of graphene to high-frequency devices.<sup>5–7</sup> There are two general approaches for fabricating graphene devices over large areas: one that employs graphene grown directly on SiC wafers<sup>8</sup> and another that transfers graphene films synthesized on metal layers to other useful substrates.<sup>9,10</sup> The latter approach is attractive because of the special attributes of graphene films, such as flexible/stretchable device fabrication and the possibility of fabrication over large areas. This approach has produced device arrays on rigid insulating wafers and is scalable to a wafer size.<sup>9</sup> Although several studies have reported graphene field-effect transistors (FETs) on a plastic substrate,<sup>11</sup> there are still significant challenges in fabricating large scale, flexible graphene FETs.

Exploring graphene for flexible electronics requires solution-processable, high-capacitance gate dielectrics that can form at low temperature with a good interface with the graphene films transferred to plastic sheets. Although several high- $k$  inorganic dielectrics, such as  $\text{HfO}_2$ ,  $\text{Al}_2\text{O}_3$ , and  $\text{ZrO}_2$ , have been applied to the fabrication of graphene FETs, they cannot be available for flexible devices based on plastic substrates due to their high growth temperature.<sup>8,12,13</sup>

This paper reports a promising method for fabricating a low-voltage operating graphene FET array on plastic substrates using an ion gel as the gate dielectric. The ion gel consists of a room temperature ionic liquid and gelating triblock copolymer, which exhibits an extremely high capacitance of  $5.17 \mu\text{F}/\text{cm}^2$ .<sup>14–16</sup> The high capacitance of the ion gel gate dielectrics in the graphene FETs provides both high on-current and low voltage operation. Furthermore, ion gel gated graphene FETs fabricated on plastic substrates show very good mechanical flexibility.

Before the fabrication of flexible graphene FETs on plastic substrate, we built typical bottom-gated graphene FETs on a  $\text{SiO}_2/\text{Si}$  wafer and top-gated devices with ion gel gate dielectrics, to examine the performance of graphene films and compare the characteristics of  $\text{SiO}_2$  and ion gel dielectrics. Figure 1a shows the transfer characteristics ( $I_D-V_G$ ) of the graphene FETs fabricated on the  $\text{SiO}_2$  dielectrics ( $t \sim 300$  nm). The channel width ( $W$ ) and length ( $L$ ) were 10 and 20  $\mu\text{m}$ , respectively. The graphene films were synthesized by a chemical vapor deposition (CVD) method;<sup>9,17</sup> the detailed procedure will be explained later. The hole and electron mobility were calculated from the linear regime of the transfer characteristics using

$$I_D = \mu \frac{W}{L} C_i V_D (V_G - V_{th})$$

where  $C_i$  is the specific capacitance of the dielectric,  $V_{th}$  is the threshold voltage, and  $\mu$  is the field-effect mobility. The calculated hole and electron mobility were  $828 \pm 58$  and  $189 \pm 42$   $\text{cm}^2/(\text{V} \cdot \text{s})$  at  $V_D = -1$  V, respectively. In addition, electron conduction of the graphene FETs was quite weak


\* Corresponding authors, jhcho94@ssu.ac.kr and ahnj@skku.edu.

<sup>‡</sup> B. J. Kim and H. Jang contributed equally to this work.

Received for review: 05/3/2010

Published on Web: 08/12/2010






**FIGURE 1.** Electrical properties of graphene FETs fabricated on a rigid substrate. (a) Current–voltage transfer characteristics of the bottom-gated graphene FETs on SiO<sub>2</sub>/Si wafer at a drain–source bias of  $V_D = -1$  V. The inset indicates the geometry of the graphene FETs. The channel width and length of the device were 10 and 20  $\mu\text{m}$ , respectively. (b) Output characteristics of the devices at five different gate voltages. (c) Transfer characteristics of top-gated graphene FETs with ion gel gate dielectrics at five different  $V_D$ . Inset shows the geometry of ion gel gated graphene FETs. (d) Output characteristics of ion gel gated devices.

and the Dirac point was approximately +40 V. Such asymmetry in the mobility of the two carrier and the shift in the Dirac point can be explained by the different scattering cross sections for electrons and holes and the electric fields created by charged impurities on the SiO<sub>2</sub> substrate, respectively.<sup>18–20</sup> Figure 1b shows the output characteristics ( $I_D$ – $V_D$ ) of the SiO<sub>2</sub>-gated graphene FETs at five different gate voltages ( $V_G$ ). The device showed a clear increase in conductance induced by the gate voltage and completely linear behavior, which is typical for metal/zero band gap semiconductor junctions.


The gate dielectric is the key element of graphene devices because of its important role in determining the operating voltage range. Although HfO<sub>2</sub> or Al<sub>2</sub>O<sub>3</sub> formed by atomic layer deposition (ALD) are natural choices, the thermal limitation of plastic substrates has impeded the use of ALD processes. Ion gel gate dielectrics with high capacitance that can be formed at low temperatures can serve as robust gate dielectrics in graphene transistors. Ion gels provided a specific capacitance of 5.17  $\mu\text{F}/\text{cm}^2$  at 10 Hz, which was much larger than the typical values for 300 nm thick SiO<sub>2</sub> dielectrics (we will explain the ion gel dielectric formation later). This extraordinary high capacitance of the ion gel is due to the formation of an electric double layer, only nanometers in thickness, at both the ion gel/



**FIGURE 2.** Schematic diagram of the steps used to fabricate the ion gel gated graphene transistor array on a plastic substrate.

graphene and ion gel/gate electrode interfaces under an electric field. Figure 1c shows the transfer characteristics of the top-gated graphene transistors fabricated using ion gel gate dielectrics at five different  $V_D$ . Characteristic V-shaped ambipolar behavior was obtained, where a positive and negative  $V_G$  region represents electron and hole transport, respectively. The average hole and electron mobility were  $320 \pm 35$  and  $135 \pm 26$   $\text{cm}^2/(\text{V} \cdot \text{s})$  at  $V_D = -1$  V, respectively. This decrease in carrier mobility of the ion gel gated graphene transistors may be due to two effects. One is the polymer residue that remains on the graphene surface after the transfer printing of graphene on the substrate. The other is the surface roughness of the graphene films; the graphene/ion gel interfaces are rougher than the graphene/SiO<sub>2</sub> interfaces. Moreover, compared to SiO<sub>2</sub> gate dielectrics, the asymmetric factor between hole and electron conduction decreased dramatically and the Dirac point shifted to almost zero because the counterions in the ion gel neutralize the charged impurities trapped on the SiO<sub>2</sub> substrate.<sup>19,20</sup> The output characteristics of the ion gel gated graphene transistors in the device showed reasonable drain current modulation with  $V_G$  (Figure 1d). The drain current at  $V_G = -4$  V and  $V_D = -1$  V was approximately 2.4 mA. This is much higher than that of SiO<sub>2</sub>-gated transistors ( $\sim 0.4$  mA at  $V_G = -40$  V and  $V_D = -1$  V) and is a direct result of the large capacitance of the ion gel gate dielectrics.

A key advantage of graphene lies in its extremely attractive mechanical properties, which are essential for achieving flexible and stretchable electronics.<sup>1,4,5</sup> To demonstrate such attributes of graphene, an ion gel gated graphene FET array was fabricated on a flexible poly(ethylene terephthalate) (PET) sheet. Figure 2 shows a schematic diagram of the fabrication steps of the ion gel gated graphene transistor array on a plastic substrate. In the first step, large-area, high-quality graphene films were grown on a rectangular piece of Cu foil (25  $\mu\text{m}$  thick) using the procedures described elsewhere.<sup>9,17</sup> Mainly mono- and bilayers of graphene were grown on the Cu foil. Poly(methyl methacrylate) (PMMA) polymer supports were coated on the graphene films on the metal layers to allow the transfer of graphene films from the Cu foil to the plastic substrate. The



**FIGURE 3.** Electrical and mechanical properties of ion gel gated graphene FETs fabricated on a flexible plastic substrate. (a) Optical images of an array of devices on a plastic substrate. (b) Transfer and output characteristics of graphene FETs on plastic substrate. In output curve, the gate voltage was varied between +2 and -3 V in steps of -1 V. (c) Distribution of the hole and electron mobility of graphene FETs. (d) Normalized effective mobility ( $\mu/\mu_0$ ) as a function of the bending radius.

supports adhering to the foil were then soaked with wet etchants to remove the metal layers. These films were then delivered by transfer printing to a PET sheet containing the source and drain electrodes (Cr/Au, 10 nm/60 nm) formed by thermal evaporation. The device patterns of the graphene films were formed by photolithography and reactive ion etching (RIE) with  $O_2$  plasma. For ion gel gate dielectric formation, poly(styrene-*block*-methyl methacrylate-*block*-styrene) (PS-PMMA-PS) triblock copolymer and 1-ethyl-3-methylimidazolium bis(trifluoromethylsulfonyl)imide ([EMIM][TFSI]) ionic liquid were dissolved in methylene chloride at a 0.7:9.3:90 ratio (w/w) and then drop-casted onto a graphene pattern with an Au source and drain contact. After the solvent was removed, an ion gel film was formed through physical association of the PS blocks in ionic liquid. The top gate electrodes (Au, 100 nm) were evaporated thermally through shadow masks.

Parts a and b of Figure 3 show the flexibility of the resulting device substrate as well as the transfer and output characteristics of the graphene FETs on PET. There were no significant differences in the mobility and on-current compared to that fabricated on the Si wafer. It is evident that the device operates at low voltage ( $< -3$  V) with a high on-current, and the Dirac point is almost zero. Figure 3c shows the distribution of the hole and electron mobility of graphene

FET arrays (total  $\sim 50$  devices) on PET. A Gaussian fit indicates a hole and electron mobility of  $203 \pm 57$  and  $91 \pm 50$   $cm^2/V \cdot s$ , respectively, at a drain bias of -1 V. All measurements were performed under ambient conditions.

Mechanical flexibility and robustness are important characteristics for the application of graphene FETs in flexible electronics. A symmetric bending test was performed on the graphene FET array. Figure 3d shows the change in effective carrier mobility, normalized to the value of the graphene FETs under the unbent condition. Only 20% changes in  $\mu/\mu_0$  were observed as the bending radius was changed from 6 to 0.6 cm.

In summary, graphene films combined with ion gel dielectrics provide an important route to mechanically flexible, high-performance, and low-voltage graphene devices. Graphene technology may create opportunities for devices requiring unusual form factors, such as mechanical flexibility or stretchability.

**Acknowledgment.** This research was supported by the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2009-0082608, 2010-0015035, 2009-0073278, 2009-0081966) and Industrial Source Technology Development Programs from the Korea Ministry of Knowledge Economy (No. 10033309).

## REFERENCES AND NOTES

- (1) Geim, A. K. *Science* **2009**, *324*, 1530–1534.
- (2) Novoselov, K. S.; Geim, A. K.; Morozov, S. V.; Jiang, D.; Katsnelson, M. I.; Grigorieva, I. V.; Dubonos, S. V.; Firsov, A. A. *Nature* **2005**, *438*, 197–200.
- (3) Zhang, Y.; Tan, J. W.; Stormer, H. L.; Kim, P. *Nature* **2005**, *438*, 201–204.
- (4) Rogers, J. A. *Nat. Nanotechnol.* **2008**, *3*, 254–255.
- (5) Kim, K. S.; Zhao, Y.; Jang, H.; Lee, S. Y.; Kim, J. M.; Kim, K. S.; Ahn, J. H.; Kim, P.; Choi, J. Y.; Hong, B. H. *Nature* **2009**, *457*, 706–710.
- (6) Reina, A.; Jia, X.; Ho, J.; Nezich, D.; Son, H.; Bulovic, V.; Dresselhaus, M. S.; Kong, J. *Nano Lett.* **2008**, *9*, 30–35.
- (7) Li, X.; Cai, W.; An, J.; Kim, S.; Nah, J.; Yang, D.; Piner, R.; Velamakanni, A.; Jung, I.; Tutuc, E.; Banerjee, S. K.; Colombo, L.; Ruoff, R. S. *Science* **2009**, *324*, 1312–1314.
- (8) Lin, Y.-M.; Dimitrakopoulos, C.; Jenkins, K. A.; Farmer, D. B.; Chiu, H.-Y.; Grill, A.; Avouris, P. *Science* **2010**, *327*, 662.
- (9) Lee, Y.; Bae, S.; Jang, H.; Jang, S.; Zhu, S.-E.; Sim, S. H.; Song, Y. I.; Hong, B. H.; Ahn, J.-H. *Nano Lett.* **2010**, *10*, 490–493.
- (10) Kedzierski, J.; Hsu, P.-L.; Reina, A.; Kong, J.; Healey, P.; Wyatt, P.; Keast, C. *IEEE Trans. Electron Devices* **2009**, *56*, 745–747.
- (11) Chen, J.-H.; Ishigmi, M.; Jang, C.; Hines, D.; Fuher, M. S.; Williams, E. D. *Adv. Mater.* **2007**, *19*, 3623–3627.
- (12) Lin, Y.-M.; Jenkins, K. A.; Valdes-Garcia, A.; Small, J. P.; Farmer, D. B.; Avouris, P. *Nano Lett.* **2009**, *9*, 422–426.
- (13) Liao, L.; Bai, J.; Lin, Y.-C.; Qu, Y.; Huang, Y.; Duan, X. *Adv. Mater.* **2010**, *22*, 1–5.
- (14) Cho, J. H.; Lee, J.; He, Y.; Kim, B.; Lodge, T. P.; Frisbie, C. D. *Adv. Mater.* **2008**, *20*, 686–690.
- (15) Cho, J. H.; Lee, J.; Xia, Y.; Kim, B.; He, Y.; Renn, M. J.; Lodge, T. P.; Frisbie, C. D. *Nat. Mater.* **2008**, *7*, 900–906.
- (16) Lee, J.; Kaake, L. G.; Cho, H. J.; Zhu, X.-Y.; Lodge, T. P.; Frisbie, C. D. *J. Phys. Chem. C* **2009**, *113*, 8972–8981.
- (17) Bae, S.; Kim, H.; Lee, Y.; Xu, X.; Park, J.; Zheng, Y.; Balakrishnan, J.; Im, D.; Lei, T.; Kim, H. R.; Song, Y.; Kim, Y.; Kim, K.; Ozyimaz, B.; Ahn, J.; Hong, B.; Iijima, S. *Nat. Nanotechnol.* **2010**, *5*, 574–578.
- (18) Novikov, D. S. *Appl. Phys. Lett.* **2007**, *91*, 2779107.
- (19) Chen, F.; Xia, J.; Tao, N. *Nano Lett.* **2009**, *9*, 1621–1625.
- (20) Wang, S.; Ang, P. K.; Wang, Z.; Tang, A. L. L.; Thong, J. T. L.; Loh, K. P. *Nano Lett.* **2010**, *10*, 92–98.